• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 771 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/TAS5760L: TAS5760L BTL Software setup (Register 8 - Error 0x08) 32-Pin DAP package

Gilbert Liu
Prodigy 250 points
Part Number: TAS5760L


Tool/software: Linux

Hi there,

I evaluated the TAS5760L through the evaluation board, then I designed my audio circuitry with this part.

During the verification, we successfully talked to the part through the I2C connection, then i followed the recommended startup sequence but the 0x08 register keep coming up with the clock error status.

I have tried the following clock rates at the beginning, such as the following scenarios:

1. Clock error status is ON when MCLK = 24.576MHz, SCLK = 3.072MHz and LRCLK = 48kHz

2. Clock error status is ON when MCLK = 12.288MHz, SCLK = 3.072MHz and LRCLK = 48kHz

3. Clock error status is OFF/Cleared when MCLK = 6.144MHz, SCLK = 3.072MHz and LRCLK = 48kHz

Refer to the datasheet, these 3 scenarios are also in the valid condition for the TAS5760L part.

So please advise if there is any problem with the part or setup, or else.

Thank you!

  • 0
    TI__Expert 6295 points
    hello,
    except I2S data, do you also check below 2 points:
    1. startup sequence follow page 43
    2. check clk/data integrity and quality
    3. check I2S format is selected in register config (left/right aligned etc.)

    regards
    Linda
  • 0 in reply to Xiaolin Qin
    Prodigy 250 points
    Hi Linda,
    Thank you for the advice.
    1. The startup sequence is properly followed.
    2. The clk and data lines look good.
    3. We are using the the I2S config and it is properly set.
    This is strange to me that the device only accept the 6.144MHz for the MCLK to work, other frequency doesn't work properly.
    Any other items that I should be aware of. Please advise.
    Thanksm
    Gilbert
  • 0 in reply to Xiaolin Qin
    Prodigy 250 points
    Hi Linda,
    Thank you for the advice.
    1. The startup sequence is properly followed.
    2. The clk and data lines look good.
    3. We are using the the I2S config and it is properly set.
    This is strange to me that the device only accept the 6.144MHz for the MCLK to work, other frequency doesn't work properly.
    Any other items that I should be aware of. Please advise.
    Thanksm
    Gilbert
  • 0 in reply to Gilbert Liu
    TI__Genius 9995 points
    Hi Gilbert,

    On page 33 of the datasheet, three scenarios are supported well by TAS5760. I use EVM board to check with I2S source from AP, it works well. Hence, may i know more details about your I2S sources (MCLK/SCLK/LRCLK)? Do they sync? Do you have AP for double check?


    Regards,
    Alix Wan.
  • 0 in reply to Alix Wan
    Prodigy 250 points
    Hi Alix,

    From my scope, the MCLK/SCLK/LRCLK look in sync. Do you know the tolerance percentage? Thanks!

    Regards,
    Gilbert
  • 0 in reply to Gilbert Liu
    TI__Genius 9995 points
    Hello,

    Can you upload the scope of 3 clocks with measured frequency for my double check?

    Regards,
    Alix Wan.