• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 29 subscribers
  • Views 490 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TLV320DAC3100: TLV320DAC3100 No Sound, Help Me!

park KunKyu
Prodigy 90 points
Part Number: TLV320DAC3100


Tool/software: Code Composer Studio

We are developing products using the tlv3200DAC3100.
Audio uses I2S 16 bits, 44.1Khz, MCLK = MCLK 2.81Mhz.
I set the date sheet for reference, but I can't hear it.
I don't know what's wrong.

And I will only use earphones.

w( 30,00,00)

w(30,01,01)

w(30,04,03)

w(30,06,08)

w(30, 07, 00, 00)

w(30, 05, 91)

w(30,0b,88)

w(30,0c,82)

w(30,od,00,80)

w(30,1b,00)

w(30,3c,0b)

w(30,00,08)

w(30,00,00)

w(30,74,00)

w(30,00,01)

w(30,1f,04)

w(30,21,4e)

w(30,21,4e)

w(30,28,06)

w(30,29,06)

w(30,2A,1c)

w(30,24,92)

w(30,25,92)

w(30,00,00)

w(30,3F,d4)

w(30,41,d4)

w(30,42,d4)

w(30,40,00)

  • 0
    TI__Guru** 110835 points
    Hi Park,

    Welcome to e2e.
    Your Headphone outputs are not being powered up, you should change w(30,1f,04) for w(30,1f,C4).
    In addition, your MCLK frequency would need different PLL settings, I'll reply again in a few minutes with the suggested PLL configuration for your selected Fs and MCLK.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators
  • 0 in reply to Ivan Salazar
    TI__Guru** 110835 points
    Park,

    2.81MHz is not a supported MCLK frequency to generate the correct sample rate. Is this frequency correct? Do you have other frequencies available for MCLK?
    Another option would be to use BCLK instead of MCLK. What is your BCLK frequency?

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators
  • 0 in reply to Ivan Salazar
    Prodigy 90 points

    Thank you for your kind reply.

    I am going to use BCLK instead of MCLK. BCLK uses 2.8224Mkhz.
    Can I set page0/Register4 (Clock-Gen Muxing) to BCLK instead of MCLK?
    And can I set Table 6-28 for PLL settings?

    I wish you a good day.

  • 0 in reply to park KunKyu
    TI__Guru** 110835 points
    Hi Park,

    PLL settings from table 6-28 are OK.
    Yes, you should use register 4 from page 0 to configure BCLK as input to PLL and also PLL output as input to CODEC_CLKIN.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators