Hi Sir,
We are choosing a LDO for DVDD pin, could you advise how much current that DVDD will need if it supply 1.8V on it?
by the way, I think the LDO inside TVL320DAC3203 should not used to supply DVDD, right?
Many thanks,
Patrick
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Sir,
We are choosing a LDO for DVDD pin, could you advise how much current that DVDD will need if it supply 1.8V on it?
by the way, I think the LDO inside TVL320DAC3203 should not used to supply DVDD, right?
Many thanks,
Patrick
Hi Luis,
Please see below, also, could you help on the schematic review? due to this is confidential, could I send to your personal email?
-I2C or SPI Interface. I2C
- Processing Blocks Used. Yes
- PowerTune Mode.Yes
- PLL used or not.Yes
- I2S Master or Slave. I2S slave
- GPIO used or not. NO
Thanks for your help.
Patrick
Hi, Patrick,
Under the conditions that you described and the I2S to HPL configuration, the TLV320DAC3203 DVDD power pin consumes around 4.6mA.
Please take a look at the attached registers configuration to use the I2S input to HP output.
############################################### # High Performance Stereo Playback # --------------------------------------------- # PowerTune mode PTM_P3 is used for high # performance 16-bit audio. # # Audio is routed to headphone outputs. ############################################### ############################################### # Software Reset ############################################### # # Select Page 0 w 30 00 00 # # Initialize the device through software reset w 30 01 01 # ############################################### ############################################### # Clock Settings # --------------------------------------------- # The codec receives: MCLK = 11.2896 MHz, # BLCK = 2.8224 MHz, WCLK = 44.1 kHz ############################################### # # Select Page 0 w 30 00 00 # # PLL Values; R,P =1, J = 8; PLL_CLK selected w 30 04 03 91 08 # # DOSR = 128 w 30 0D 00 80 # # AOSR = 128 w 30 14 80 # # NDAC,NADC = 2, MDAC,MADC = 8 w 30 0B 82 88 w 30 12 82 88 # ############################################### ############################################### # Signal Processing Settings ############################################### # # Select Page 0 w 30 00 00 # # Set the DAC Mode to PRB_P8 w 30 3c 08 # ############################################### ############################################### # Configure Power Supplies ############################################### # # Select Page 1 w 30 00 01 # # Disable weak AVDD to DVDD connection w 30 01 08 # # Enable Master Analog Power Control w 30 02 00 # # Set the input power-up time to 3.1ms w 30 47 32 # # Set the REF charging time to 40ms w 30 7b 01 # ############################################### ############################################### # Configure DAC Channel ############################################### # # Select Page 1 w 30 00 01 # # De-pop: 5 time constants, 6k resistance w 30 14 25 # # Route LDAC/RDAC to HPL/HPR w 30 0c 08 08 # # Select Page 0 w 30 00 00 # # DAC => 0dB w 30 41 00 00 # # Power up LDAC/RDAC w 30 3f d6 # # Select Page 1 w 30 00 01 # # Unmute HPL/HPR driver, 0dB Gain w 30 10 00 00 # # Power up HPL/HPR w 30 09 30 # # Select Page 0 w 30 00 00 # # Unmute LDAC/RDAC w 30 40 00 # ###############################################
Best regards,
Luis Fernando Rodríguez S.