• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 572 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1864: No data in PCM1864 DOUT

Yunjing Wang1
Expert 4370 points
Part Number: PCM1864


Dear team,

My customer is using PCM1864 to convert 4 analog Mic inputs, but they can not get any data in PCM1864 DOUT Pin.

Here are their configurations:

1. Use Audio Precision as a Master, use PCM1864 as a Slave.

2. Configure PCM1864 as TDM/DSP Mode, 4 analog Mic inputs, fs=16KHz, BCLK=4096KHz, LRCLK=16KHz, 16 bits sample.

3. Configure register as follow:

Reg 0x0b——0xDF

Reg 0x0c——0x01

Reg 0x20——0x2F

I think the register configuration is right. However, they can not get any data in PCM1864 DOUT Pin.

Could you please help see if there is any other thing wrong? Or Is there any other thing they need to check?

  • 0
    TI__Mastermind 31655 points

    Hello Yunjing,

    Can the customer please share a few things for me to better understand their setup? Could they share a screen caprture of the digital analyzer/ digital I/O and the PSIA configurations on the Audio Precision? We'd like to make sure that the clock frequencies on MCLK/BCLK/ and LRCLK are getting generated correctly.

    Regards,

  • 0 in reply to Scott Cummins
    TI__Expert 4370 points

    Hi Scott,

     

    Thanks for your reply.

    Here are customer’s schematic and test result(CH2 is BCLK, CH3 is DOUT, CH4 is LRCLK).


    As you see in these picture,  there is still no data in DOUT. Here are current configurations.

    1. TDM Mode, Slave Mode.

    2. Fs = 16KHz, 4 ch ADC for 4 MICs sampling, 16bit word width. They use application processor to generate BCLK and LRCLK. 

    3. Use internal PLL with BCLK source to generate MCLK.

    4. The register configurations are shown in following table.

     

    TDM format configuration

    PLL configuration

    Divider configuration

    Register

    0x0B

    0x0C

    0x20

    0x28

    0x29

    0x2A

    0x2B

    0x21

    0x22

    0x23

    Value

    0Xdf

    0x01

    0x2E

    0x03

    0x01

    0x01

    0x18

    0x0B

    0x17

    0x2F

     

    Could you please help check if any configuration is incorrect?

     

    Thanks and Best regards

    Yunjing

  • 0 in reply to Yunjing Wang1
    TI__Mastermind 31655 points

    Hi Yunjing,

    Sorry for the delay due to a national holiday. I am looking into this and I will get back to you with more information by Wednesday July 10th.

    Regards,

  • 0 in reply to Scott Cummins
    TI__Expert 4370 points

    Hi Scott,

    Thank you for your reply.

    I have updated the status of this issue. Please refer to following question link and post your answer bellow following question.

    https://e2e.ti.com/support/audio/f/6/t/816338

    Best regards.

    Yunjing

  • 0 in reply to Yunjing Wang1
    TI__Mastermind 31655 points

    Hi Yunjing,

    Since a new thread has been created for this issue I will continue with my responses to that thread, and I will close this one.


    Regards,