• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 31 subscribers
  • Views 591 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3104: current consumption - reset held low

WONHO KIM
Prodigy 120 points
Part Number: TLV320AIC3104


Hi, 

one of my product wants to consider TLV320AIC3104. 

And the application is a battery-powered device and very sensitive to battery life. 

thus i wanted to hold the reset when the codec is not used to expect total 0.3uA according to the datasheet. 

but the actual measurement is around 500uA. 

is there anything wrong with codec circuit or some special condition needed to archieve 0.1+0.2uA with reset state?

  • 0
    TI__Mastermind 22950 points

    Hi Wonho,

    A couple of questions:

    1. What are your CLK signal connected to?

    2. Does "NM" on the schematic mean the part is not populated? 

    3. Assuming R0607 is not populated, what happens if you populate the resistor?

    Common issues we see with high current draw are pull downs that are sinking current or a mismatch in digital supplies. 

    Regards,

    Aaron

  • 0 in reply to Aaron Estrada
    Prodigy 120 points

    Hi Aaron

    1. What are your CLK signal connected to?

    PCM_CLK received from master. But no difference even disconnecting. 

    2. Does "NM" on the schematic mean the part is not populated? 

    Yes, NM means Not Mounted.

    3. Assuming R0607 is not populated, what happens if you populate the resistor?

    No difference, basically to put some delay between DVDD and IOVDD to follow codec datasheet power up sequence. 

    Common issues we see with high current draw are pull downs that are sinking current or a mismatch in digital supplies. 

  • 0 in reply to WONHO KIM
    TI__Expert 6995 points

    Hi Wonho,

    What is your supply power up sequence? Is VDD_1V8 powered up firts, then VDD_3.3V within 5 ms of VD_1V8, then DVDD. Is RESET kept low until all the supplies are stable?

    How are you holding the part in reset? The RESET signal is tied to DVDD on your schematic. DVDD is powered once VDD_3.3V is powered. When you hold the part in RESET, are all the supplies powered?

    When the part is in RESET, none of the internal components would be active. Any power consumption would come from pull-ups or pull-downs being opposed or leakage due to a signal level that is at a higher voltage than the input supply of the pin. Is the 500uA measurement from AVDD, DRVDD, IOVDD, or DVDD? If you could isolate these supplies and measure power independently, it could help pinpoint which supply is consuming too much current.

    In your schematic, I see the digital input pins (RESET, MCLK, BCLK, WCLK, DIN) are powered from the VDD_1V8 supply. Are the pins connected to these signals: PCM_CLK, PCM_SYNC, PCM_IN, I2C_SDA, and I2C_SCL, also powered by the exactly same VDD_1V8 supply?

    If the supply of the signal connected to the AIC3104 inputs is slightly higher than the VDD_1V8, the ESD protection diodes could be reversed biased drawing current through the device into the IOVDD plane. What voltage is present on PCM_CLK, PCM_SYNC, PCM_IN, I2C_SDA, and I2C_SCL during and after the reset pulse?

    Also note that there might be a slight voltage drop through the pass gate connecting VDD_1V8 and DVDD. Thus VDD_1V8 = IOVDD > DVDD.

    Best regards,

      Pedro