This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3204: Power Dissipation

Part Number: TLV320AIC3204


Hello,

I need to estimate power dissipation within the TLV320AIC3204 when configured with specific settings. The datasheet has no power dissipation information(SLOS602E – SEPTEMBER 2008 – REVISED SEPTEMBER 2019), while the reference guide (SLAA557–November 2012) contains some information on DAC and ADC blocks specific power consumptions with a note to refer to the datasheet for additional information. The IBIS model does not include any settings tailoring either. Could you please refer me to a document that would have a straightforward explanation of how much power the part is expected to dissipate in a given configuration? 

Thank you.

  • Leonid, 

    The TLV320AIC3204 Applications Reference guide would be the document you're looking for. 

    See the following sections:

    2.5.2 for ADC Power Consumption 

    2.5.3 DAC Power Consumption

    best regards,

    Steve Wilson

  • Steve,

    Thank you for your reply. The reference guide you suggested (SLAA557–November 2012) contains some information on DAC and ADC blocks specific power consumptions, as you mentioned. However the guide does not specifically define power consumption for many other settings, for example how much power is saved if PLL is disabled, how about AGC, DRC, input amplifiers (PGAs), how does sampling rate affect power consumption, specifically if the codec is run at 16 kHz of sampling rate? 

    Thank you,

    Leo

  • Steve,

    Thank you for your reply. The reference guide you suggested (SLAA557–November 2012) contains some information on DAC and ADC blocks specific power consumptions, as you mentioned. However the guide does not specifically define power consumption for many other settings, for example how much power is saved if PLL is disabled, how about AGC, DRC, input amplifiers (PGAs), how does sampling rate affect power consumption, specifically if the codec is run at 16 kHz of sampling rate?

    Thank you,

    Leo

  • Leonid, 

    here are some additional data points.

    PLL enabled with D=0 results in 0.5mA(typ) increase in current from DVDD supply and 0.9mA (typ) increase from AVDD supply.  When D is not zero, the current consumption increases further, by 1mA or so. 

    regarding different sampling rates,  there is power consumption numbers provided for 48khz and 8khz,  you can expect the number for 16khz to be closer to the 8khz numbers than the 48khz.  

    Keep in mind that that power consumption varies with device usage.  To capture power consumption for all applications is possible, but not something that we believe is necessary.  I think you should be able to get a pretty good idea of the power consumption of this device from the applications reference guide.  

    best regards,

    -Steve Wilson

  • Steve,

    Thank you for addressing my request and for providing timely feedback.

    Kind Regards,

    Leonid