• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 270 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TAS5805M: Questions for TAS5805M I2S Clock Rising/Falling edge time requirements

TAS5805M: Definition of tscl_F

Shubiao Wang
Intellectual 1490 points
Part Number: TAS5805M

Hi there,

I want to know the definition of tscl_F and CB shown in the datasheet.

According to my measurement, the falling time of I2C CLK is only 5.2ns, much smaller than the tscl_F, would you kindly explain it here.

Best regards,

Shubiao

  • 0
    TI__Genius 9995 points

    HI Shubiao,

    Do you see any riisk for I2C communication? Please describe this issue in detail.

    TAS5805M is the slave of I2C bus, hence, we cannot decide the fall time of SCL signal. But our spec is as you see in the datasheet. 

    5.2ns is faster than our spec, for this situation, usually, TI recommend to follow our spec.

    Regards,

    Alix Wan.