• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 262 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS3251: I2S Master-Mode

user6048898
Prodigy 20 points
Part Number: TAS3251

Hello,

I have build a custom board with TAS3251 and crystal oscillator for I2S master mode. I have tested yet the board in normal I2S slave mode and get clean audio output.

When I switch the TAS3251 SCLK and LRCK to outputs, set the two dividers and switch to master mode I can see the clocks get generated on an oscilloscope. When I play audio then I hear distortion at high frequencies. So basic functionality is there but what is the trick to get clean audio in I2S master mode? I haven't found a switch in PPC3 for this mode.

Best Regards,

Merlin

  • 0
    TI__Mastermind 19080 points

    Hi Merlin,

    In PPC3, speaker configurations with 2 TAS3251 devices, like stereo 2.2 L/R, provides the support for master/slave configuration.

    Could you make sure that in master mode, MCLK is well connected as an input? Also, is the audio source set as slave devices that accepts the clocks from TAS3251?

    Regards,

    Hao

  • 0 in reply to Sam(MPAA) Zhang
    Prodigy 20 points

    Hello Hao,

    I haven't found a option in PPC3 for configuring one of the TAS3251EVM's as I2S master. The master/slave configuration is only for the output stage synchronization.

    Yes the audio source is configured properly as I2S slave. I have tested it as slave with an other I2S master device. The MCLK is buffered through a clock buffer and is stable at the MCLK input of TAS3251.

    The sequence I now use is as follows:

    Reset registers and modules, set DAC to standby, set SCLK and LRCLK to outputs, programm SCLK and LRCLK master mode divider, activate SCLK and LRCLK divider release standby from DAC and set DSP to active state. I can see SCLK and LRCLK right after the initialization with the right frequencies. so the divider and output works.

    Is there something I am missing? How is the suggested register write sequence for activating master mode?

    Best Regards,

    Merlin

  • 0 in reply to user6048898
    TI__Mastermind 19080 points

    Hi Merlin,

    You may refer to the descriptions on how to set the device into I2S master mode on the top of page 24, datasheet. Could you try with the recommended procedure again?

    Regards,

    Hao