• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 546 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

PCM1794: PCM1794 relation between Clock accuracy and output accuracy

PCM1794: Which digital input decides PCM1794 sampling timing?

Jesper Mønsted
Intellectual 330 points
Part Number: PCM1794


Hi TI,

I am evaluating the PCM1794 for a DAC design and to this end would like to know which of the digital inputs decides when the PCM1794 samples. I would guess that it would be either LRCK or SCK but to optimally reduce jitter it would be desirable to know which of them it is ... 

Thanks for any help in this,

Jesper Mønsted

  • 0
    TI__Guru 55043 points

    Hi Jesper,

    Ultimately the SCK is the most critical.  The SCK determines when the oversampled output updates, so reducing jitter on that line would reduce discrepancies on the output.  That being said, excessive jitter on the LRCK should be avoided.

    Thanks,

    Paul

  • 0 in reply to Paul_Frost
    Intellectual 330 points

    Hi Paul,

    & thank you very much for your feedback. This was exactly the kind of information I needed so it is appreciated ;-)

    BTW I have made some measurements on the PCM1794 which I am currently considering. This may also mean that I may in time have another question(s) - I hope this will be ok with you ... (?)

    Cheers from Denmark,

    Jesper Mønsted