• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 227 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ADC3101: PPS framework issue

wxyxiangyang
Intellectual 670 points
Part Number: TLV320ADC3101


Dear expert,

I would like to raise the question about the PPS framework, I am really confused about the decimation ratio issue. 

  1. if I choose 4x decmation framework, does it mean that the result of the sample will be 4x decimated?
  2. what does this parameter used for ?  if I change into 16 for the reg22, will the result be 16x decimated?
  3. what is the relationship between AOSR and decimation ratio?

  • 0
    TI__Mastermind 30220 points

    wxyxiangyang, 

    1. The internal decimation/downsampling uses a hardware CIC filter + a software decimation filter. both blocks will decimate. for 96k and lower the CIC filter has a decimation ratio of 32x.  for 96k the decimation filter will be 2x, for 8k-48k it will be 4x.  

    2. There are no supported frameworks for 16x decimation for the ADC3101.

    3. The AOSR is the product of the CIC decimation and the software decimation filter so in this case CIC decimation = 32 and software decimation = 4 so the result is 128. 

    best regards,

    -STeve Wilson