• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 284 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7038-Q1: ADS7038-Q1 - SPI Timing

GaryC
Intellectual 2895 points
Part Number: ADS7038-Q1

If our design condition is 2MHz, how is the SPI interface timing specification defined? Is it 500ns (1/2MHz)?

If so, will the time between Tden_CSDO and Tdz_CSDO exceed 500ns, will it cause any impact?

BR, Gary

  • 0
    TI__Mastermind 24940 points

    Hello,

    With a clock frequency of 2MHz, which is equivalent to 500ns.

    the conversion time is a fixed value, it will always take 600ns (or 192 in turbo mode)

    the three timing parameters you have mentioned are also fixed values, these do not scale, and are controlled by the device. These three parameters provide information for the end user to anticipate when data on SDO will be available to read, using CS and SCLK as references

    Perhaps I am not understanding your concern, would you explain?

    Regards

    Cynthia

  • 0 in reply to Cynthia
    TI__Mastermind 24940 points

    This has been taken off line.