• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 90 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC8801: Timing Diagram

Shotaro Sakai
Intellectual 2430 points
Part Number: DAC8801

Hello team,

My customer has a question regarding regarding Fig9.

In Fig9, the data width appears to be 15 bits because the data is written one bit after D0 is sent.

Do we need a 1 bit write after D0 or not?

Best regards,

Shotaro

  • 0
    TI__Mastermind 18546 points

    Hi Shotaro,

    Timing diagram’s choice of illustration is certainly misleading as the labels of the individual bits suggest that the first 14 bits were actually the data latched.

    What is labeled “D13” would have been shifted out in this particular example. Its a mistake in the datasheet.

    Sorry for inconvenience.

    Regards,

    AK