Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC3244: SPI Interface Issue

Part Number: ADC3244

Hi,

I've got a system with 5 ADC3244s each with a dedicated point-to-point SPI bus connected.  Each is the only slave on the bus.  I've been attempting to determine which are installed by writing and reading back a register after my initial reset pulse.  However, every so often one of them will not readback correctly.  And it's not always the same one.  After probing the SPI, I see the write command and all looks fine, but on the readback, the data transitions are on the wrong clock edge and the data is also incorrect.

The only thing I can think of is an issue with reset as that's all I do before attempting to program and readback registers, but it looks fine.  It's controlled by software, however and its not synced to the sample clock.  It's usually about 700 ns long but sometimes goes over 1 microsecond.  There's an odd max pulse width spec in the datasheet for reset - is this real?

Thanks - any help is appreciated.

Ryan