This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7952: timing

Part Number: ADS7952


My question is the delay time from SCLK falling to SDO next data bit valid @3V Vcc, the data sheet shows 27ns max, what the condition the max delay time will be, the typical reading in my design is 16ns. my timing analysis show we only have 19ns allowed. Vcc=3.3V.