Hi team,
Does ADS54J69 input clock (device clock and SYSREF clock) accept either LVDS or LVPECL?
It looks like the datasheet p.7 mentions it accepts both of them.
But it is not clearly stated so I'd like to make it sure.
Regards,
Itoh
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
Does ADS54J69 input clock (device clock and SYSREF clock) accept either LVDS or LVPECL?
It looks like the datasheet p.7 mentions it accepts both of them.
But it is not clearly stated so I'd like to make it sure.
Regards,
Itoh
Kazuki,
The device clock can use both as shown in section 7.3 of the data sheet. SYSREF can use both but if using DC coupling, you need to make sure the common mode is set per the data sheet limits. The TI EVM uses LVPECL for both. See attached schematic.
Regards,
Jim