Part Number: ADC31JB68
Hello, I will have only one ADC31JB68 connected in a FPGA (JESD204) in my design. As there is no multiple devices does I need to use the SysRef signal input of the ADC? If no, can I tie the SysRef input to zero?
Thank you,
Rodrigo