Other Parts Discussed in Thread: TSW14J58EVM
Hi,
Customer have encounter error with this devices, please see details below.
"We have a devices connected to each other AFE79XX series and TSW14J57. When we run Latte setup program, we get an error "Couldn't get the link up for RX"
We don't know it is because of the button (SW1 reset and SW2 reset) we have pressed on the AFE79XX, because It has worked properly before that.
Please refer to log text.
#====== #Executing .. AFE79xx/bringup/setup.py #Start Time 2022-02-15 20:08:09.268000 AFE79xxLibraryPG1p0 spi - USB Instrument created. resetDevice Purge MPSSE mode set Kintex RegProgrammer - USB Instrument created. Kintex RegProgrammer - USB Instrument created. Kintex RegProgrammer - USB Instrument created. #Done executing .. AFE79xx/bringup/setup.py #End Time 2022-02-15 20:08:16.795000 #Execution Time = 7.52700018883 s #================ ERRORS:0, WARNINGS:0 ================# #====== #Executing .. AFE79xx/bringup/devInit.py #Start Time 2022-02-15 20:08:23.953000 Power Card - USB Instrument created. Reset the FPGA and try again. Loaded Libraries #Done executing .. AFE79xx/bringup/devInit.py #End Time 2022-02-15 20:09:10.857000 #Execution Time = 46.9040000439 s #================ ERRORS:1, WARNINGS:0 ================# #====== #Executing .. AFE79xx/bringup/AFE79xx_EVM_Mode7.py #Start Time 2022-02-15 20:09:30.249000 TXA cannot be enabled when TXB is disabled. Consider enabling TXB instead of TXA. The External Sysref Frequency should be an integer factor of: 3.84MHz 2T2R1F Number: 0 Valid Configuration: True laneRateRx: 14745.6 laneRateFb: 14745.6 laneRateTx: 14745.6 2T2R1F Number: 1 Valid Configuration: True laneRateRx: 14745.6 laneRateFb: 14745.6 laneRateTx: 14745.6 Device Initialization for ChipVersion: 2.0 LMK Clock Divider - Device registers reset. LMK Clock Divider - Device registers reset. REFCLOCK is used from LMK source, ensure board connections are ok to do the same DONOT_OPEN_Atharv_FULL - Device registers reset. chipType: 0xa chipId: 0x78 chipVersion: 0x20 SPIA has got control of PLL pages PLL Pages SPI control relinquished. Fuse farm load autoload done successful No autload error Fuse farm load autoload done successful No autload error SPIA has got control of PLL pages PLL Locked PLL Pages SPI control relinquished. SPIA has got control of PLL pages PLL Pages SPI control relinquished. SPIA has got control of PLL pages PLL Pages SPI control relinquished. SPIA has got control of PLL pages PLL Pages SPI control relinquished. Sysref Read as expected Waiting for MACRO_DONE bit to go high, Count: 1 Got MACRO_ERROR : EXECUTION_ERROR MACRO_OPCODE : 0x13 MACRO_NAME : POWER_UP_CALIB Macro Error Status Interpretation is Undefined in MacroLib ERROR INTERPRETATION is : Not Interpreted ###########Device DAC JESD-RX 0 Link Status########### LOS Indicator for (Serdes Loss of signal) lane 0: 1 Serdes-FIFO error for lane 0: 1 LOS Indicator for (Serdes Loss of signal) lane 1: 1 Serdes-FIFO error for lane 1: 1 LOS Indicator for (Serdes Loss of signal) lane 2: 1 Serdes-FIFO error for lane 2: 1 LOS Indicator for (Serdes Loss of signal) lane 3: 1 Serdes-FIFO error for lane 3: 1 Comma Align Lock Lane0: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane1: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane2: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane3: False; Please check if the transmitter is sending data and eye is good. CS State TX0: 0b00000000 . It is expected to be 0b10101010 FS State TX0: 0b00000000 . It is expected to be 0b01010101 Couldn't get the link up for device RX: 0; Alarms: 0xff00 ################################### ###########Device DAC JESD-RX 1 Link Status########### Comma Align Lock Lane0: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane1: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane2: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane3: False; Please check if the transmitter is sending data and eye is good. CS State TX0: 0b00000000 . It is expected to be 0b10101010 FS State TX0: 0b00000000 . It is expected to be 0b01010101 Couldn't get the link up for device RX: 1; Alarms: 0x0 ################################### #Done executing .. AFE79xx/bringup/AFE79xx_EVM_Mode7.py #End Time 2022-02-15 20:11:38.483000 #Execution Time = 128.233999968 s #================ ERRORS:23, WARNINGS:1 ================# #====== #Executing .. AFE79xx/bringup/bringup.py #Start Time 2022-02-15 20:14:10.114000 The External Sysref Frequency should be an integer factor of: 3.84MHz 2T2R1F Number: 0 Valid Configuration: True laneRateRx: 14745.6 laneRateFb: 14745.6 laneRateTx: 14745.6 2T2R1F Number: 1 Valid Configuration: True laneRateRx: 14745.6 laneRateFb: 14745.6 laneRateTx: 14745.6 Device Initialization for ChipVersion: 2.0 LMK Clock Divider - Device registers reset. LMK Clock Divider - Device registers reset. REFCLOCK is used from LMK source, ensure board connections are ok to do the same DONOT_OPEN_Atharv_FULL - Device registers reset. chipType: 0xa chipId: 0x78 chipVersion: 0x20 SPIA has got control of PLL pages PLL Pages SPI control relinquished. Fuse farm load autoload done successful No autload error Fuse farm load autoload done successful No autload error SPIA has got control of PLL pages PLL Locked PLL Pages SPI control relinquished. SPIA has got control of PLL pages PLL Pages SPI control relinquished. SPIA has got control of PLL pages PLL Pages SPI control relinquished. SPIA has got control of PLL pages PLL Pages SPI control relinquished. Sysref Read as expected ###########Device DAC JESD-RX 0 Link Status########### LOS Indicator for (Serdes Loss of signal) lane 0: 1 Serdes-FIFO error for lane 0: 1 LOS Indicator for (Serdes Loss of signal) lane 1: 1 Serdes-FIFO error for lane 1: 1 LOS Indicator for (Serdes Loss of signal) lane 2: 1 Serdes-FIFO error for lane 2: 1 LOS Indicator for (Serdes Loss of signal) lane 3: 1 Serdes-FIFO error for lane 3: 1 Comma Align Lock Lane0: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane1: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane2: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane3: False; Please check if the transmitter is sending data and eye is good. CS State TX0: 0b00000000 . It is expected to be 0b10101010 FS State TX0: 0b00000000 . It is expected to be 0b01010101 Couldn't get the link up for device RX: 0; Alarms: 0xff00 ################################### ###########Device DAC JESD-RX 1 Link Status########### LOS Indicator for (Serdes Loss of signal) lane 0: 1 Serdes-FIFO error for lane 0: 1 LOS Indicator for (Serdes Loss of signal) lane 1: 1 Serdes-FIFO error for lane 1: 1 LOS Indicator for (Serdes Loss of signal) lane 2: 1 LOS Indicator for (Serdes Loss of signal) lane 3: 1 Serdes-FIFO error for lane 3: 1 Comma Align Lock Lane0: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane1: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane2: False; Please check if the transmitter is sending data and eye is good. Comma Align Lock Lane3: False; Please check if the transmitter is sending data and eye is good. CS State TX0: 0b00000000 . It is expected to be 0b10101010 FS State TX0: 0b00000000 . It is expected to be 0b01010101 Couldn't get the link up for device RX: 1; Alarms: 0xbf00 ################################### #Done executing .. AFE79xx/bringup/bringup.py #End Time 2022-02-15 20:15:46.452000 #Execution Time = 96.3379998207 s #================ ERRORS:25, WARNINGS:1 ================#
Thank you in advance.
Regards,
Maynard