• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 46 subscribers
  • Views 258 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC128S102QML-SP: LOV Letter

Sean Gatenby
Prodigy 10 points
Part Number: ADC128S102QML-SP
Other Parts Discussed in Thread: ADC128S102

I’ve been tasked with creating a sanitization procedure for the TI ADC (ADC128S102WGRQV) on one of the processor cards we built.  Does TI have a letter of volatility (LOV) for that particular ADC?

Thanks,

Sean

  • 0
    TI__Guru 63905 points

    Hi Sean, 

    We've asked our qualification teams for more information.  Would you confirm the chemicals you're intending to expose the ADC128S102WGRQV.  We provide a full material content report at the link below as well as a restricted chemical test report.  Let us know if this covers your request. 

    https://www.ti.com/materialcontent/en/report?pcid=227821&opn=ADC128S102WGRQV

    Restricted chemical test report

    Download for ADC128S102

  • 0 in reply to Collin Wells
    Prodigy 10 points

    Thanks for the quick reply Collin.  I'm sorry for the confusion, I probably shouldn't have used sanitize by itself.  I've been tasked with coming up with a procedure to erase/wipe/sanitize all volatile and non-volatile memory on one of our boards.  The TI ADC is a part on that board, so I was looking for a list of all volatile and non-volatile memory on the ADC.  I'm pretty sure there's no non-volatile memory, but I thought it had a configuration space that was volatile.  I just couldn't find the info in the datasheet.

    Thanks again!

    Sean

  • +1 in reply to Sean Gatenby
    TI__Guru 63905 points

    Hi Sean,

    There aren't any traditional registers in the ADC128S102 devices, nor memory to store trim or other calibration values that are set during production like other devices. This is part of what makes it so robust. 

    The configuration information for the ADC for the "n+1" sample is written to the device while reading the "n" sample data.  Updates to the MUX configuration are made before the end of the conversion phase and then the device enters the acquisition phase, with the correct channel selected.  Any upsets to the configuration will only last for one conversion (no SEFI's) because the MUX will be reconfigured during the readout of the next sample information. 

    Hope this helps. 

  • 0 in reply to Collin Wells
    Prodigy 10 points

    Great, thanks!  That's probably why I wasn't able to find much in the datasheet ;-)