• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 504 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS8341: ADS8341E

CHENG-AN WU
Prodigy 40 points
Part Number: ADS8341

I am testing ADS8341 recently. I found out that DOUT is always HIGH.

Any method or solution would be appreciated.

CHANNEL1 : DIN

CHANNEL2 : BUSY

CHANNEL3 : DOUT

CHANNEL4 : DCLK

  • 0
    TI__Mastermind 25020 points

    Hello

    Apologies for the late response, would you confirm the state of CS during the frame? Also, would you share the ADC schematic, looking initially for VCC and VREF power supply levels, and input signal source. Would you also confirm the clock rate being used?

    I would also suggest confirming the analog input voltage at the pin of the device. 

    Regards

    Cynthia

  • 0
    Prodigy 40 points

    Hello Cynthia,

    My CS pin is connect to GND

    Input signal Channel 1 :1.65V Channel 2 : 1.63V using differential mode

    Clock frequency : 2MHZ

    If you need more pics of oscilloscope, please let me know.

    Thanks.

    Andy.

  • 0 in reply to CHENG-AN WU
    TI__Mastermind 25020 points

    I see that there are two different ground potentials. What are the sources of the VCC and the VREF using as ground?

    As for the input signals, it seems they are not being shown, as there is only channel 0 in the schematic, what are the ground potentials for these? they will need to be using AGND.

    The schematic in general looks fine, and if the input voltages at the pin of the ADC have been confirmed, then i believe this is a digital communications issue.

    The BUSY pin is correctly indicating that a conversion has been completed, this is a good sign. Are all channels displaying the same output of FFh? 

    Can you get a scope shot of a clear DIN data transfer to confirm that the data is latched on rising edge of DCLK.

    Regards

    Cynthia