This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC128S102: Is Verilog Model with Timing Available for Digital Simulation

Part Number: ADC128S102

Is Verilog Model with Timing Available for Digital Simulation.

Also does the SPI on ADC128S102 follow SPI-TI standard.

  • Hello Ramesh,

    First, welcome to the TI E2E community.

    Unfortunately, there are no Verilog or VHDL models available, only IBIS and SPICE models.  The SPI interface follows the industry standard mode 3, CPOL=1, CPHA=1.  Data is launched on the SCLK falling edge and captured on the SCLK rising edge.  The timing details are shown in Figure 2 of the datasheet.

    Regards,
    Keith Nicholas
    Precision ADC Applications