• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 140 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS131M02: For an incentive, its stable time

HE
Intellectual 295 points
Part Number: ADS131M02

Hello:

help me

Question: ADC data is stable for a long time，about 3ms. Is it normal？

Description:

ADC channel input:  voltage change from 0 to 1.063V within 1ms,

ADC data output result: Read data through SPI communication，0 to 1.063V within 3ms

ADC configuration: The data output rate is 32K ，External crystals is 8.19Mhz . All other Settings are default，and reset after power-on

Data is read every  300us

Time      output (V)

0.3 ms    0.288

0.6 ms    0.6768

0.9 ms    0.9264

1.2 ms   1.0152

1.5 ms    1.0488

1.8 ms    1.0584

2.1 ms    1.06128

2.4 ms    1.06224

2.7 ms    1.06272

3 ms       1.06296

3.3 ms    1.06296

  • 0
    TI__Mastermind 18900 points

    Hello HE HE,

    HE said:
    Question: ADC data is stable for a long time，about 3ms. Is it normal？

    Data settling is only applicable right after power up, right after a synchronization event, or when some of the settings are changed. The times are given in the table in the datasheet.

    However, you're asking about a bandwidth and slew rate. Assuming your signal was periodic, you're asking if the signal can rise and fall (at the faster slew rate) in 2ms which corresponds to 1/2ms = 500Hz = f_period which is well within the ~3.2kHz bandwidth afforded from 32kHz sample rate.

    Best,

    -Cole