This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS4249: Regarding actual drive strength and programming sequences

Part Number: ADS4249

Hi Experts,

Good day.

Our customer is using the ADS4249 for one of our applications and wants to use it in LVCMOS mode at a 180 MSPS sampling rate. They need clarity about the following.

1.In IBIS, for cmos_data_high1, currents are given in terms of typ, max & min. The actual ADS4249 represents which current (typ/max/min) because we do not have any option to select high drive strength for the CMOS data line. And whether 'typ' case is safer to consider for our IBIS simulations for our board?

2. Any flow charts or APIs are available to know about the programming sequences of ADC?


Keep safe.


Regards,

Josel

  • Josel,

    We are looking into question #1. For question #2, we do not have this. 

    Regarding programming sequences, after power-up, the internal registers must be initialized to the default values. Initialization can be accomplished
    in one of two ways: Through a hardware reset by applying a high pulse on the RESET pin or by applying a software reset. When using the serial interface to perform a software reset, set the RESET bit high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

    The GUI used for the ADS4249EVM writes all addresses from lowest address to highest address. The only critical programing sequence if using a software reset is to write to address 0x00 first, as this is used for the soft reset.

    Regards,

    Jim

  • Answer to query #1