• State TI Thinks Resolved
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 48 subscribers
  • Views 390 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS5560: Clarification about the clock input and output

Danilo A.
Mastermind 34345 points

Part Number: ADS5560

Hi Team,

Our customer would like to confirm if there would be an issue regarding the clock section of the ADS5560 if the input to the clock is differential (LVDS) while their output clock is single-ended (LVCMOS). 

Is it necessary that the input and output clocks should be both single-ended?
Regards,
Danilo
  • 0
    TI__Guru* 91947 points

    Danilo,

    The device can use a single-ended CMOS or a differential input clock for both output modes (LVDS or CMOS). But for best performance, the clock inputs have to be driven differentially.

    Regards,

    Jim