• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 201 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TX7332EVM: Needs Urgent Suggestion

TI-CSC
Genius 10855 points
Part Number: TX7332EVM

Hello E2E Experts,

Good day.

I am using TX7332EVM board. In B mode, how will we generate a pulsed signal at 1khz of one cycle only. In GUI, there is options for generation of  3 pulses at 1mhz and 5 pulses at 5 mhz. I want to generate a low frequency single pulsed signal, which i want to use a trigger signal for other external device for data capturing process. There is many options are there such as pattern profile configuration, delay profile configuration etc, but what parameter i will set for that so that i can generate a single pulsed square signal of 1 microseconds. Please share your valuable suggestion.

Thank you in advance.

Regards,

CSC

  • 0
    TI__Expert 6790 points

    Hi CSC,

    Thanks for reaching out.

    Your query has been received and I am assigning it to right the person to address your concern.

    You should hear back from the team soon.

    Thanks & regards,

    Abhishek

  • 0
    TI__Intellectual 1250 points

    Hi,

    To generate a single cycle, you need to keep the Repeat_Count = 0.

    Currently, the device is running with a BF_CLK frequency of 200MHz. The frequency can be reduced by writing CLK_DIV = 5. This will reduce the clock to 200/32 = 6.25MHz (160ns). The maximum number of transitions possible are 16, which gives a maximum of 8 transitions per level. The period can be set to an utmost of 30, which gives 32 clocks per period. In this case, we can get a maximum level duration of 32*8*160ns = 40960ns. This will be around 12kHz. If you want to reduce the frequency to an even lower number, then an external clock has to be given to the device. This requires a board modification. 

    - Remove R19 and R20 resistors.

    - Connect R17 and R23 resistors.

    - Feed the clock at J3

    Using the above, you should be able to get a low frequency output., if you feed in a clock of 10MHz and use the maximum CLK_DIV factor of 5.

    Regards

    Savyan