Table 2 - Recommended RMS Clock Jitter on ADS5474 Datasheet states that the maximum clock jitter for input frequency of 350MHz is 144 fsec RMS. Is this 144-fs RMS jitter based on a certain offset frequency range? What is the offset frequency range that 144-fs RMS jitter is derived from? For instance, the datasheet of the VS-702 ( a Vectron International oscillator) indicates that the oscillator has a typical jitter of 0.1 ps-rms across 12KHz to 20MHz Bandwidth at carrier frequency of 622.08MHz.