• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 136 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE5816: Define samples length/time

Moshe Oziel
Prodigy 30 points
Part Number: AFE5816

Hello

We are currently working on integrating the AFE5816 component into our hardware, after the successful experience with the EVM card.

In the EVM card we had the ability to define the measurement length.
What is the best practice for defining the measurement size in the AFE5816 component?
Also, it is not clear to us what happens after the trigger signal arrives.

Does the measurement actually continue until the change of the PDN_GBL/FAST?

Thanks a lot

Mosh

  • 0
    TI__Expert 6700 points

    Hi Mosh,

    After configuring the device in particular settings, the device continuously transmit the data on the LVDS lanes. 

    The EVM (typically TSW1400), I suppose you were using the same, just stores the data on to the FPGA memory from the instant the capture button is pressed. The length of the data measured depends on the available memory on the FPGA card. Hence, we have provided flexibility to define the capture depth. 

    The best measurement length is defined by the application and the capability of the FPGA to handle that particular amount of data.

    The trigger signal is used to align/synchronize the data timing across multiple devices (in a typical application). It helps in achieving deterministic latency. After the application of trigger signal, the first data arrives after a predetermined number of ADC clock cycles.

    You can refer to section 9.3.8.2 LVDS Data Rate Modes and 9.3.9.5 LVDS Synchronization Operation for more details on the same.

    Thanks & regards,

    Abhishek