• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 153 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D1620QML-SP: AutoSync

Kazuhiko Hirano
Genius 12613 points
Part Number: ADC12D1620QML-SP

Hello,

Once the AutoSynce is configured correctly by monitoring DCLKs from all ADC via an FPGA or oscilloscope, the same register settings can be used every power cycle?
Or every power cycle, users have to again find out correct register setting to get aligned DCLKs by monitoring an FPGA or oscilloscope?

Best regards,

K.Hirano

  • 0
    TI__Mastermind 20541 points

    Hi,

    Once AutoSYNC is configured correctly and verified on all the ADC's the same register settings should wok from power cycle to power cycle given the sampling clock is getting to the each ADC with same relationship as before.  

    Regards,

    Neeraj