This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12DJ3200EVM: Able to make JMODE2 work but JMODE2 when we change L = 1 and JMODE13 are not working

Part Number: ADC12DJ3200EVM

We are trying to establish a connection between Polarfire FPGA  XCVR RX and ADC12DJ3200EVM.

DUT(FPGA) configurations: FPGA XCVR is configured to 5000Mbps, expecting CDR ref clock as 125MHz and JESD RX soft IP is configured based on the JMODE settings mentioned in the UG of ADC12DJxx00.

ADC configurations:

       JMODE2: Providing the configurations used for JMODE2 (Remaining tabs are left as it was to provide default configurations)

  •                        
  •                        
  • Onboard Fclk selection (Fclk) = 1250MHz, DCLK divider = 10 --> Output clock from ADC = 125MHz 
  • For JMODE2 we are observing expected behavior (For LMFS = 4485).
  • Note: Also instead of L = 4, when we configure L = 1 we are not seeing the expected behavior. Is there a way we can use the ADC in single lane mode in JMODE2(For LMFS = 1485)?

JMODE13

  •                      
  •                     

  • For JMODE13, we are unable to make the link work.

Please let us know if we are missing anything here.

Thanks.

  • Hi,

    JMODE2 is 8 Lane mode which which means data for ADC A is sent on DA0-DA3 and Data for ADC B is sent DB0-DB3. You can technically look 1 lane in JMODE2 but you would not get all the data from single ADC on single Lane. 

    You can use JMODE13 which is 2 lane mode and turn off channel B ADC and you will only have data on single lane. Here are the settings

    Regards,

    Neeraj

  • Hi Neeraj,

    Thanks for the reply. 

    For JMODE13, I am not able to disable ADC B. In the GUI it is not accessible, could you please provide info on how to disable channel B?

    Thanks,

    -Jaswanth

  • Hi Neeraj,

    We are able to power down channel B of ADC with the register write. But even with this setting we are seeing thet SERDES RX PLL is locking but the JESD link is not up. Providing the configuration we provided and the status of JESD link (Note: ADC is in JMODE13)

    The configuration provided to disable the ADC B channel:

    RL PLL lock and JESD link status :

    Please let us know if we are missing anything here

    Thanks,

    Jaswanth

  • Hi Jaswanth,

    First program the ADC to JMODE13 then follow the steps blew to power down channel B. 

    Here are the steps to disable the channel B using the GUI. 

    1. Goto the JESD204B tab and uncheck the JESD Block Enable

    Goto Control tab uncheck the Enable Calibration Block and check the PD_BCH

    Enable the Calibration Block 

    Go back to JESD204B tab and enable the JESD BLOCK ENABLE

    Regards,

    Neeraj

  • Hi Neeraj,

    Thanks a lot for the detailed explanation, I am now able to proceed with my work.

    Jaswanth