• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 133 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV1570: VREF sequence issue

David Huang
Intellectual 2285 points
Part Number: TLV1570
Other Parts Discussed in Thread: ADS7955

Hi Team,

My customer is using Xilinx FPGA pairing with TLV1470 in their application, where Vref(3.3V) comes in later than the Ain during the startup due to the sequence requirement, 

According to the datasheet, Ain has a minimum AGND and maximum Vref voltage range requirement, which means then customer's Ain exceeds maximum value at startup.

Does the AIN overvoltage cause internal short and have the risk of damaging the device? Is there a current limit or maximum overvoltage duration rating for AIN pin?

Also, is there a similar newer device we can propose to the customer for this application?

Regards

  • 0
    TI__Guru**** 172266 points

    Hi David,

    Ideally the reference and AVdd/DVdd supplies are up and stable before applying AINx.  If you limit the current to ~1mA on the analog input of the TLV1570, you should not damage the device.  The closest we have to this in a newer device would be the ADS7955.