Hello everyone,
I've got the circuit below with the CLKIN of the ADS131 running at 8 MHz. The clock signal is generated by a timer in the microcontroller. The word-length is set as 24-bit and the Output Data Rate configured as:
- OSR (over-sampling ration) = 256
- ODR = 8 MHz/(2*256) = 15,625 kHz
I'm writing because I noticed that the /DRDY pin stops toggling in a stochastic way for 4.1 ms during the acquisition:
Here's also a zoom-in screenshot in the area where the last /DRDY before the 4.1 ms interruption is toggled and read:
In this other question, Cole Macias mentioned that a possible cause of the /DRDY signal being shifted is the clock of the ADC. I verified the CLKIN of the ADS131 as well and it's not interrupted when the /DRDY does:
Here's a zoom-in version of the same capture, notice that the period of the clock signal is ~ 8 MHz:
I was wondering if you guys have any idea of why the ADC might stop pulling down the DRDY pin?
As an additional observation, I noticed that this issue only happens after a 10 Mbit/s transmission over a serial port starts (see yellow signal). This made me thing of an EMC-related issue. However, after reducing the baud-rate from 10 to 1 Mbit/s the problem is still there.
I'd really appreciate your comments on this issue.
Thanks in advance for the help!
Bests,
Juan