- Ask a related questionWhat is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
Dear Sir/Madam,
I am using TSW14J50 and ADS52J65EVM. The sine wave is driven on Input 9 via FDA to the ADC.
After loading the TSW14J50 FPGA with ADS52J65 firmware, the status LEDs are looking good. After ADS52J65EVM is configured with ADS52J65_JESD_2L_16x_16b_DPM 60M wo Decimation SubClass1.cfg file, the LED8, and LED9 on ADS52J65EVM are turned on. ADC Data target input frequency and ADC Output Data rate settings are identical between both EVMs.
When I hit the capture button in HSDC Pro, a strange Error message pops out as shown below.
When this happens, all status LEDs in the TSW14J50 are switched off. It appears as if FPGA has rebooted. I can reproduce the above-mentioned phenomenon, without having to power cycle both EVMs.
This problem has occurred only since today. This above-mentioned setup has worked for a week or two before. There were no substantial changes made to the ADC EVM that would trigger this problem.
It would be great if you can provide a solution to this problem.
Kind Regards,
Panneer Raja.
