This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC124S021: Chip Select Permanently Asserted (Tied Low)

Part Number: ADC124S021

What's up TI,

As stated is it OK to keep CS_ grounded permanently and then control single conversions by bursts of SCLK?

The SCLK frequency would be per your spec during the burst, but there would be long periods of SCLK idle when I don't need to convert.

All the while, CS_ remains low.  Any problems with this method, and would the power down still work?

  • Hi Mike,

    Thank you for your question!

    Grounding the nCS pin should be fine for this device. However, it is good practice to bring nCS high once conversions needed are complete to help fix any clocking miscounts or mismatch between SDI and clock. 

    Even when nCS is held low, the device will still enter power-down mode between the 16th falling edge of a conversion and the 1st falling edge of the subsequent conversion.

    I hope this helps!

    Best,

    Samiha

  • Thank you Samiha,

    Suppose there was a clock miscount as you describe.  Is there any timeout on the SCLK line by which an interval of clock idle would also reset the adc and resolve the clock miscount such that further conversions be done?  Once again this is while nCS remains permanently grounded.

    MikeN

  • Hi Mike,

    There is no timeout feature on this device. If the SCLK edge is somehow missed between bursts, nCS would need to be toggled again. nCS may also need to be toggled at least once in the very beginning to ensure the tCSU and tCLH timing specifications are observed to ensure proper device function:

    Best,

    Samiha