The TI E2E™ design support forums will undergo maintenance from July 11 to July 13. If you need design support during this time, open a new support request with our customer support center.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 305 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12DJ3200: ADC12DJ3200 TMSTP connection to FPGA

Ohad Bonneh
Intellectual 1700 points
Part Number: ADC12DJ3200

Hi Team, 

What are the expected voltage levels when the TMSTP_LVPECL_EN is set to '1' ?

Can you tell me how the voltages of LVPECL fit with the requirement for common mode 

please refer to section 6.3 - Recommended Operation Condition. 

Thanks