• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 46 subscribers
  • Views 189 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE5808AEVM: How to configure GUI ( Ramp pattern )

Jerome Davie
Prodigy 20 points
Part Number: AFE5808AEVM
Other Parts Discussed in Thread: AFE58JD48, AFE5808A

We are using the EVM with a COTS FPGA board. They I/F using a custom cable we've made, for LVDS transmissions and the cable works as it was 1st tested with the AFE58JD48-EVM.

In the GUI, I set the clock source to single ( and board jumpers too ), lastly the ramp pattern was selected ( I know the board settings don't matter for such a setting, but just to say what I've delta'ed ). From our work with using the 16-ch EVM, we know that the cable and FPGA bit file are good, for ramp and actual analog inputs, going to the FPGA. But in Vivado Lab Edition, the iLA values are either zero or 0xFFFF, instead of ramp pattern. We don't want to try analog inputs until we do ramp ( and are sure of how to operate the GUI ).

  • 0
    TI__Expert 4481 points

    Hi,

    The title of the post says AFE5808A EVM while in the post you are referring to AFE58JD48. Can you please clarify which EVM are you using?

    Regards,

    Shabbir

  • 0 in reply to Shabbir Amjhera Wala
    Prodigy 20 points

    Hi Shabbir,

    I only referred to the other EVM to let TI know that overall setup works, by other previous using of the AFE58JD48.

  • 0 in reply to Jerome Davie
    TI__Expert 4481 points

    Hi Jerome,

    Thanks for confirmation. You can first check if clock is getting received by the device or not. To check that you can try turning ON and OFF the clock signal. You must see change in the power supply current with and without clock if clock is getting detected by the device. Next you can check if SPI interface is working or not. try powering down VCA or ADC using global power down option available in GUI. If SPI interface is working then you will again see change in power supply current with and without power down. Once you confirm these two items then you can enable the ramp test pattern by going to ADC test pattern field in the GUI. This should give ramp test pattern on LVDS lines. Along with ramp test pattern, there are other test patterns too. You can try those test pattern too to check the device behavior. It will give some idea if ramp pattern is not working. Let me know if need any more details.

    Regards,

    Shabbir