• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 161 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J57EVM: About TSW14J57EVM of DDR4 constraint

yoshinobu Itou
Prodigy 30 points
Part Number: TSW14J57EVM
Other Parts Discussed in Thread: ADC12DJ5200RF

Hello.

I am using an adc12dj5200rf board connected to a TSW14J57EVM board.

I am using TSW14J57revE_DDR_RxOnly_L8_Reconfig_FIRMWARE as a base with modified RTL.

Please tell me which file sets the timing constraints regarding DDR4 memory interface.