Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 5035 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Problem with ADS1252

chao cai
Prodigy 10 points

Hello everybody,I am now in trouble with the 24-bit high precision AD converter,I have look through the datasheet for times ,but I still can't get it . The datasheet said that the data output rate was scaled with the CLK , it give a list of how to adjust the data rate via your CLK . I programme it with exact the same time,but sometime it is right ,sometime it means nothing .I am a Chinese student ,I don't know if I put it clearly. But can anyone give me a example of this cheap???

  • 0
    TI__Mastermind 43915 points

    Hi Chao,

    The data rate is going to scale linearly with the master clock that is used. Take a look at Table 1 and read the text explaining the delta sigma modulator on page 8 of the data sheet.

    That being said, depending on whether you are using DOUT/DRDY mode, Synchronization mode, or the Powerdown modes, the timing and behavior may change. Figures 12, 13 and 14 show timing examples of the three modes. If you are still having problems after reading through those pages and diagrams, I can help some more if you provide a little more explanation of your setup and timing. What is your timing when it works and what is it when it is not working. Any scope pictures would help as well.

    Regards,

    Tony Calabria