• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 207 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE5818EVM: AFE5818EVM

Kailyn Chen
Genius 9560 points
Part Number: AFE5818EVM

Hello,

One customer used AFE5818EVM with FPGA to write command to test the data output by SPI, the sampling rate is 40Ms/s, output DCLK, FCLK and data are normal. But when he used signal generator to output 5Mhz, 5Vpp sinewave to channel1, the DCLK is unstable, it is about jumped between 200Mhz and 280Mhz, he did the FFT analysis, the result is as following, we could find that there is a lot of multi frequency peak value except 5Mhz. 

Please help to analyze why caused this problem, if the write command is not correct? 

Regards

kailyn

  • 0
    TI__Expert 4481 points

    Hi,

    It is possible to have DCLk having multiple frequencies. The high speed DCLK has the data dependent jitter which modulates it period hence causes multi frequency tone in the data. However the total setup and hold time specification mentioned in the datasheet include this data dependent jitter. So if customer meet the design with respect to the datasheet spec then they will be able to deserialize the data.

    Thanks!

    Regards,

    Shabbir