Other Parts Discussed in Thread: SN74LVC1G125, ,
Hi,
I want to ask what are the logic levels of the CLKO_CLK1 pin, in output mode.
Can you tell what the High and Low levels are, and whether or not it needs to be buffered when connected to FPGA input.
Thanks!