• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 43 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC39RF10: Can the VDDIO for this device be operated at 1.5V logic levels?

Sean Sneed
Prodigy 90 points
Part Number: DAC39RF10

I would like to use this part with Versal FPGAs from AMD/Xilinx which have 1.5V max I/O bank voltages, but noticed that this part's VDDIO has a recommended range of 1.71 to 1.89V.  Is it possible to operate VDDIO at 1.5V logic levels?  If so, are there any special power sequencing considerations when doing this?

  • 0
    TI__Intellectual 1660 points

    Hey Sean, 

    Unfortunately VDDIO needs to be 1.8V, we cannot guarantee all devices will work outside of the spec in the datasheet.

    The min VIH spec for all 1.8V CMOS pins is 0.7*VDDIO, so driving any of the CMOS inputs with 1.5V logic will work when VDDIO is 1.8V. Readback will not be as easy as the DAC will drive its CMOS outputs close to VDDIO. A level translator would be best for that to prevent damage to the FPGA. 

    Regards, 

    Matt