Are all of the digital inputs
PD
RESET
SCLK
CSZ
SDATA
SYNC
compatible with 2.5 V logic level signals (i.e., with outputs from FPGA pins configured as LVCMOS25)?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
