Hello
I don't understand well the connection between ADS1274EVM and McBSP of a DSK6455. When SW12 is turned on the left (ADS1274EVM) I use SPI protocol, then the 27 MHz clock is connected to CLK (ADS1274) and CLKR (J5-McBSP), /DRDY (ADS1274) is connected to FSR (J5-McBSP) and SCLK (ADS1274) is connected to CLKX (J5-McBSP. Must McBSP generate the SCLK signal via J5-CLKX? Could you help me?
In the document SPRU580 (McBSP) page 18 the internal clock is CPU/6, is it right or CPU/4? My CPU is 6455.
Manuel Fernández Ros
Thanks.
Best regards.