• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 259 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC32RF55EVM: Input power split

Kei Kuwahara
Expert 8360 points

Part Number: ADC32RF55EVM

Tool/software:

Hello team,

My customer is planning to use INA1P, INA1M, INA2P, INA2M.

Is the input signal level divided equally on the EVM layout?
Is there any data for errors between each input pins? (Such as ±0.5dB)

Best Regards,
Kei Kuwahara

  • +1
    TI__Mastermind 24180 points

    Hi Kei-san,

    The EVM split network is not through any power divider but the layout is evenly matched in time and impedance within each INAx, BINx input pair. I don’t think we have any data from EVMs about the mismatch between channels A1 and A2 or B1 and B2.

    Thanks, Chase