A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
AFE5832LP: Cypress FX3 Device Firmware provided with design
Part Number: AFE5832LP Other Parts Discussed in Thread: TX7332,
Tool/software:
Dear Texas Instruments
I have been working on the design of an FPGA project for Specialist Condition Monitoring, for which the proof-of-concept design was originally done by Texas Instruments. I have a few questions I would like to be addressed by the technical team that was responsible for generating the image which is used to configure the Cypress FX3 device firmware used in the project. Please note that I will be asking very specific and technical questions related to the problem and that only the individuals responsible for the firmware programming of the Cypress FX3 device will be able to answer appropriately or else documentation stating what was configured on the firmware.
As we only have the programming image and not the source code, we were unable to determine the configuration settings used in the firmware and thus the intended behaviour of the device. So, I would like to ask about the Cypress FX3 device firmware that was configured for this project. The synchronous slave FIFO configuration was used and the only connected peripheral is the USB 3.0, I assume this is the standard configuration that you supply with the Cypress device. Please see the questions below:
What is the buffer size of the DMA channel used in the device (this will of course refer to the DMA socket connected to the USB 3.0 on address [A0:A1] = "00".
What configuration settings were used for flags A and B? Were they 'full flags', indicating only the availability of the DMA (DMA_READY) OR was one of the flags used as a 'partial flag' to indicate how many more 32-bit words could be written to the buffer (DMA_WATERMARK)? If not one of these configurations, please explain IN DETAIL exactly what was done in the reply.
If 'full flags' were used, which I doubt since no counting mechanism was found to be programmed on the FPGA to this effect, then please explain how this was possibly implemented along with the answer to question 1.
If a 'full flag' and 'partial flag' was used, as I suspect, then along with the answer to question 1, please provide the 'watermark' value used to determine when the partial flag is meant to be triggered.
Please also state other configurations used for the flags: active high/low, low/high at startup setting used, 'dedicated thread' or 'current thread' used?
These answers are important for us to fully understand the behaviour of the device and the associated timing.
Associated Texas hardware/software used (if relevant): The board Is the SBOA361, Highly Integrated Signal Chain Solutions TX7332 and AFE5832LP for Smart Ultrasound Probes. We are using the High Speed Data Converter Pro Software. GUI Version V 5.045, DLL version 0.1, Firmware Version 0.1 and AFE5832LPTX, EVM Version 0.1.19.
We have the source code for this and can share it with you . Can you please drop a mail to ultrasound_rx-support@list.ti.com so that we can share the files .
We have taken the source code from Cypress and we haven't changed anything in that. We have worked only in top level . So we don't have in depth knowledge on that .
