DAC63204-Q1: Detailed behavior of programmable hysteresis comparator

Shunsuke Yamamoto

Part Number: DAC63204-Q1

Tool/software:

Hi team,

My customer considers using programmable hysteqresis comparator mode and latching comparator with active high output. Please look at the figure 7-7 on the datasheet. In this mode, does OUT-X continues high when FBx/AINx lowers DAC-X-MARGIN-LOW and RST-CMP-FLAG-X gets high? In figure 7-7, OUT-X gets low because FBx/AINx is higher than DAC-X-MARGIN-LOW and RST-CMP-FLAG-X gets high, but what would it happen when FBx/AINx is lower than DAC-X-MARGIN-LOW and RST-CMP-FLAG-X gets high?

Best regards,

Shunsuke Yamamoto

4 months ago

0 Paul_Frost 4 months ago

TI__Guru 53333 points

Sanjay will help take a look at this.

0 Shunsuke Yamamoto 4 months ago in reply to Paul_Frost

TI__Expert 5676 points

Hi Paul,

Thank you for the reply.

Best regards,

Shunsuke Yamamoto

0 Sanjay 4 months ago in reply to Shunsuke Yamamoto

TI__Intellectual 2960 points

Hi Shunsuke-san,

In this case, two things can happen -

1. Either RST-CMP-FLAG-X command will be ignored as [ V(FBx/AINx) < V(DAC-X-MARGIN-LOW) ]

2. Or OUT-X will go low momentarily and come back to high as [ V(FBx/AINx) < V(DAC-X-MARGIN-LOW) ]

I need to check with my design team team what exactly would happen for this particular case and will get back to you in next 1-2 working days.

Thanks,

Sanjay

0 Sanjay 4 months ago in reply to Sanjay

TI__Intellectual 2960 points

Hi Shunsuke-san,

I checked with design team and RST-CMP-FLAG-X command will be ignored for V(FBx/AINx) < V(DAC-X-MARGIN-LOW) case.

Thanks,

Sanjay

0 Shunsuke Yamamoto 4 months ago in reply to Sanjay

TI__Expert 5676 points

Hi Sanjay,

Thank you for the reply checking the answer internally. Do you mean OUT-X continues high when V(FBx/AINx) < V(DAC-X-MARGIN-LOW) and RST-CMP-FLAG-X gets high like the figure below?

Best regards,

Shunsuke Yamamoto

+1 Sanjay 4 months ago in reply to Shunsuke Yamamoto

TI__Intellectual 2960 points

Hi Shunsuke-san,

Yes, you are right.

For V(FBx/AINx) < V(DAC-X-MARGIN-LOW), the OUT-X will continues to be high even if RST-CMP-FLAG-X gets high.

Thanks,

Sanjay

Data converters

Data converters forum

DAC63204-Q1: Detailed behavior of programmable hysteresis comparator