• State
  • Replies 3 replies
  • Subscribers 45 subscribers
  • Views 93 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

ADS131M04: DRDY frequency

Stone Zeng
Prodigy 540 points
Part Number: ADS131M04

Tool/software:

Hi team,

my customer is using ADS131M04 with default setting, changed OSR and measure the DYDR output.

CLOCK[OSR] = 011b，DRDY output frequency is 4K

CLOCK[OSR] = 010b，DRDY output frequency is 8K输出频率8K

CLOCK[OSR] = 001b，DRDY output frequency is 4K, which should be 16k as datasheet described

Could you help check any change needed to have 16K on DRDY output?

Stone

  • 0
    TI__Mastermind 37795 points

    Hi Stone,

    What's the frequency of the master clock the customer is using for the M04 ADC? Do you mean the customer got 4ksps data rate when the OSR[2:0] were set to either 011b and 001b?

    Would you please put the customer and project name into the field of note above the title of this thread?

    Regards,

    Dale 

  • 0 in reply to Dale Li
    TI__Prodigy 540 points

    Hi Dale,

    the master clock frequency is 8.192M, yes, customer only got 4kbps when data rate when the OSR[2:0] were set to either 011b and 001b.

     

  • 0 in reply to Stone Zeng
    TI__Mastermind 37795 points

    Hi Stone,

    When the OSR[2:0] is set to 011 which is set the OSR to 1024, the M04 ADC's ODR (output data rate) will be 4ksps which is the default ODR. When the OSR[2:0] is set to 001 which is set the OSR to 256, the M04 ADC's ODR will be 16ksps, see the following table in the datasheet. Something is definitely wrong. Did the customer read back the CLOCK register to double check the setting of OSR[2:0] after they programmed the CLOCK register? If so, please share the customer's timing (SCLK,/CS,DIN and DOUT) to write and read back the CLOCK register. Also, please let me know the customer's procedure to program the registers.

    Again, could you put the customer and project name into the field of note above the title of this thread?

    BR,

    Dale