Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 56 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC128S102-SEP: Input rise/fall times

Guido Curci
Prodigy 60 points
Part Number: ADC128S102-SEP

Tool/software:

Hi,

I would like to know if there are any constraints on the input rise and fall times of the SPI signals (mainly SCLK and DIN). The SCLK frequency in my application is 1MHz

Thank you.

Best regards.