This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12DL2500: Support on 100 Ohm terminations required between differential signals or not

Part Number: ADC12DL2500


Tool/software:

Hi,

We are using ADC12DL2500 whose Data, Clock, Strobe signals for (A, B, C, D) Channels are connected to FPGA (XCVU23P-2FSVJ1760I) Banks. For these LVDS Signals we are not providing any 100 ohm termination between Positive/Negative (+/-) signals .In that case do we have to enable 100 ohm internal terminations present in FPGA? Kindly clarify.

  • Hi Narender,

    Yes, all LVDS signals must have a termination at the receiver side of the LVDS signal. If there is not a physical 100R termination at the receiver board then you must enable internal 100R terminations.

    Thanks, Chase