• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 81 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC3562: SCLK between Register Adress and Register Data

Kei Kuwahara
Expert 6550 points
Part Number: ADC3562

Tool/software:

Hello team,

Customer wants to put pause to SCLK after last clock of Register Address bit, as shown on the diagram below.

How long can it wait after falling edge of register address?

Best Regards,
Kei Kuwahara

  • +1
    TI__Expert 4480 points

    Hi Kei,

    We have no way to validate timing beyond what is in the datasheet.  Theoretically, since the SPI is edge triggered they should be able to wait for any length of time before sending the final falling edge.

    Regards,

    Geoff