Other Parts Discussed in Thread: ADS9219,
Tool/software:
This application requires an ADS 9218 with SMPL_CLK = 8 Mhz. It should be set up to have 24 bit data frame, SDR, with one output lane and decimation of 2. Fig 7-15 recommends setting DATA_LANES to 7 for one output lane and 24 bit data. Fig 7-40 recommends setting CLK1 = 1 for DATA_LANES = 7. That setting disagrees with Table 6-7 24 bit, SDR, 1 Output Lane -- that row shows CLK1 = 0. Which is correct?