Tool/software:
Thank you!
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Lauren,
There is no need to add a faraday cage on top the ADC unless you have an environment that this would prove beneficial.
The ripple requirement of the PDN can be designed around the current power supply design that was used to characterize the ADC.
This power supply design is on the ADCs EVM. The design files for the EVM are located here: www.ti.com/.../ADC12DJ5200RFEVM
Regards,
Rob
Hi Rob,
Please elaborate on the ripple requirement, I don't know what you mean by this. Is there a ripple requirement for the PDN? If so what is this?
Thanks,
Lauren
Hi Lauren,
What I am saying is if you use the power supply design that was used on the 5200RF ADC EVM, then you should be fine.
If you plan to use other devices for your power supply design, then I use this method to understand my PDN requirements.
This will show you have to back calculate the noise and/or ripple on your power supplies, based on the noise floor of the ADC.
See link below:
Regards,
Rob